REACHABILITY, MONITORS

These exercises are mostly taken from Rajeev Alur and Thomas A. Henziger lectures on computer aided verification.

Exercise 1

Railroad



FIGURE 1 – A railroad

Figure 1 represents a railroad. It is composed of two tracks, one for trains traveling clockwise and the other one for trains traveling counterclockwise. The two tracks share a bridge. At both entrance (east and west) of the bridge are signals that allow or not trains to cross the bridge. Trains are modeled by the modules of Figures 2 and 3.

The goal is to design a controller module which prevents collisions between the trains, that is, which ensure that in all rounds at most one train is on the bridge. A proposal is the module of Figure 4.

This exercise aims at studying the system built from the trains and the controller, checking if it prevents collisions.

- **1.** How many states does the module $Train_W ||Train_E|| Controller_2$ have?
- 2. How many of these states are reachable? To answer this question draw the reachable subgraph of the transition graph.
- **3.** Is there a reachable state with both trains on the bridge?
- 4. What can you say about the fairness of this system?
- 5. Recall what is a monitor.
- 6. Why is a monitor required to check the fairness of the railroad system studied?
- 7. Propose a module for monitoring the fairness of the railroad system with respect to the train traveling clockwise.
- 8. Use it to monitor the fairness of the railroad system.

```
module Train is
interface pc: \{away, wait, bridge\}; arrive, leave: <math>\mathbb{E}
external signal: {green, red}
lazy atom controls arrive reads pc
   update
     pc = away \rightarrow arrive!
lazy atom controls leave reads pc
   update
     pc = bridge \rightarrow leave!
lazy atom controls pc reads pc, arrive, leave, signal awaits arrive, leave
   init
     \parallel true \rightarrow pc' := away
   update
                                \rightarrow pc' := wait
     pc = away \land arrive?
     pc = wait \land signal = green \rightarrow pc' := bridge
     pc = bridge \land leave?
                                    \rightarrow pc' := away
```

FIGURE 2 – A train

 $\begin{array}{l} \textbf{module} \ Train_E \ \textbf{is} \\ Train[pc, arrive, signal, leave := pc_E, arrive_E, signal_E, leave_E]. \\ \textbf{module} \ Train_W \ \textbf{is} \\ Train[pc, arrive, signal, leave := pc_W, arrive_W, signal_W, leave_W], \end{array}$

FIGURE 3 – Modules for trains

```
module Controller2 is
 private near_W, near_E : \mathbb{B}
 interface signal_W, signal_E: {green, red}
 external arrive_W, arrive_E, leave_W, leave_E : \mathbb{E}
 passive atom controls near_W
    reads near_W, arrive_W, leave_W
    awaits arrive_W, leave_W
    init
        \parallel true \rightarrow near'_W := false
    update
       \| arrive_W? \rightarrow near'_W := true
       \| leave_W? \rightarrow near'_W := false
 passive atom controls near_E
    reads near_E, arrive_E, leave_E
    awaits arrive_E, leave_E
    init
        \[true \rightarrow near'_E := false\]
    update
        \begin{array}{c} \| \ arrive_E? \rightarrow near'_E := true \\ \| \ leave_E? \rightarrow near'_E := false \end{array} 
 lazy atom controls signal_W, signal_E
    reads near_W, near_E, signal_W, signal_E
    init
       \parallel true \rightarrow signal'_W := red; signal'_E := red
    update
       [near_W \land signal_E = red \rightarrow signal'_W := green
       \begin{bmatrix} near_E \land signal_W = red \rightarrow signal'_E := green \\ \neg near_W \qquad \rightarrow signal'_W := red \end{bmatrix}
                                            \rightarrow signal'_E := red
        \neg near_E
```

FIGURE 4 – A possible controller

Monitoring alternation

Consider a module P with an interface variable x that ranges over non-negative integers. Assume it is ok for x to decrease during one update round but not to decrease twice in a row (that is during two consecutive update rounds).

- 1. Why is a monitor required for checking this requirement?
- 2. Propose a monitor which checks this requirement.

Exercise 3

Finite reachability

- 1. Recall the definition of finitely reaching for a transition graph.
- 2. Prove that every finite transition graph is finitely reaching.
- **3.** Prove that every graph which is both finitely branching and finitely reaching is such that its reachable subgraph is finite.