Remote testing can be as powerful as local testing*

Claude Jard, Thierry Jéron, Lénaïck Tanguy & César Viho IRISA, Campus universitaire de Beaulieu, F35042 Rennes,France E-mail: {jard, jeron, ltanguy, viho}@irisa.fr

Abstract

Due to the difficulty to foresee all the disorder on the observations collected by the tester as well as the possible collision between a stimulus and an observation, designing tests for remote asynchronous testing is error-prone. Designing correct synchronous tests is a little easier, but transforming them into correct asynchronous ones is a difficult task.

In this paper, we prove that by using a simple counting mechanism, remote testing can have the same power as local testing: the conformant implementations in synchronous environment can be exactly the same ones as in asynchronous environment. We give an algorithm to generate these kind of tests. Furthermore, we show how in an asynchronous environment, one can implement into the tester a way to execute at runtime tests designed for a synchronous environment. Thus, the tester will test exactly the synchronous conformance between the IUT and the specification, despite the asynchronous environment.


Key-words: Conformance Testing, Test Generation, Local and Remote Testing, Asynchronism, Stamp

1 Introduction

Let us consider the context of black box conformance testing in which an implementation under test (IUT for short) is tested in order to obtain the conviction that its behavior conforms with its specification. The tester stimulates the IUT by sending messages on points of control and observation (PCOs) and observes on these same PCOs the reactions of the IUT (see figure 1, part A). Within sight of the reactions, a verdict (Fail, Pass or Inconclusive) is emitted. The underlying concepts have been formalized since the last years leading to the so called testing theory which identifies the notion of formal conformance relation and gives a precise meaning of the verdicts (see [1] for example). Originally, the theory considered a synchronous interaction between the tester and the IUT. This made the implicit assumption that an IUT can refuse an event and that the tester can observe the refusal [7]. In practice however, one cannot always avoid taking into account the test environment intercalated between the tester and the IUT. The most frequent example is that of remote testing architecture in which the tester reaches the

^{*}This work is partially supported by the French Army (CELAR)

C. Jard is member of CNRS, T. Jéron of INRIA, L. Tanguy and C. Viho of IFSIC/University of Rennes I



A: Synchronous interaction

B: Asynchronous interaction

Figure 1: Synchronous and asynchronous testing

IUT through a network connection. In this case, PCOs can be seen as composed of two FIFO queues for each direction of the interaction: one speaks then about asynchronous interaction between the tester and the IUT as illustrated in figure 1, part B.

The asynchronous nature of the PCOs poses some difficulties to design correct test cases. This is due to the possibility of disorder on the observations collected on different PCOs as well as the possible collision on a PCO between a stimulus and an observation. During the examination of existing test suites, one realizes (see for instance [13]) that these are the main reasons of non-validity of some tests: precisely the notions of conformance in synchronous or asynchronous environment are not comparable. This implies that asynchronous testing requires to take into account the PCO queues for designing correct test cases. Due to the distortions brought by the PCO queues, transforming a correct synchronous test case into a correct asynchronous test case is a difficult task. It appears nevertheless that under certain conditions, the asynchronous deformation is invertible.

The principal results of this article are the following:

- 1. It is possible to complete a specification S such that conformance between an IUT I and the specification S is exactly the set inclusion between the traces of I and those of the completion of S.
- 2. When a specification S is complete, synchronous conformance is preserved by the asynchronous environment. This means that the asynchronous test cases reject only non conformant IUTs. But they are in general more permissive (IUTs rejected synchronously can be accepted in the asynchronous mode).
- 3. Under the assumption of one PCO linking the IUT and its environment, and by using stamps (a simple counting mechanism), remote asynchronous testing has the same power as local synchronous testing: i.e. conformant IUTs in synchronous environment are exactly the same ones as in asynchronous environment. We deduce a possible algorithm to generate these kind of tests.
- 4. Furthermore, still in the case of one PCO, synchronous test cases can be used for asynchronous testing. This is achieved by a specific driver which inverts the asynchronous transformation using stamps.

We think that this new mechanism can be of a great utility. It makes it possible to conceive tests in a synchronous way while carrying out them in an asynchronous environment.

The presentation is organized as follows. We start by the definition of models. Then, we recall the local synchronous approach and the need to complete specifications to prepare their use in an asynchronous environment. Secondly, we present the distortions induced by the PCO queues and which must be taken into account by the tester. Then we define a counting mechanism of messages which allows the tester to distinguish sequences of events that have been made indistinguishable by the asynchronous queues. We deduce a transformation of the specification allowing to generate automatically correct test cases. The last part is devoted to a possible implementation at runtime in which a synchronous test case is controlled by the information acquired dynamically from the IUT. We finish by some prospects of generalization in the case of multiple PCOs.

2 Local synchronous testing

Because of the asymmetrical nature of the testing activity, the models have to differentiate input and output actions. In this paper, we will use the model of IOLTS (Input-Output Labeled Transition Systems) to describe the different objects involved in the conformance testing.

2.1 Models

Definition 2.1 An IOLTS is a tuple $M=(Q^M, P_I^M, P_O^M, A_I^M, A_O^M, T^M, q_{init}^M)$ where Q^M is a set of states, $q_{init}^M \in Q^M$ is the initial state, P_I^M and P_O^M are finite sets of input and output ports. A_I^M and A_O^M respectively are finite input and output alphabets. $A^M = P_I^M \times \{?\} \times A_I^M \cup P_O^M \times \{!\} \times A_O^M$ is the alphabet of observable actions constructed from the sets of input-output ports and input-output alphabets. $\tau \notin A^M$ denotes an internal action. $T^M \subseteq Q^M \times A^M \cup \{\tau\} \times Q^M$ is the transition relation, we note $p \xrightarrow{\alpha}_M q$ for $(p, \alpha, q) \in T^M$.

Let $\alpha_i \in A^{\mathrm{M}}$, $\mu_i \in A^{\mathrm{M}} \cup \{\tau\}$, $\sigma \in (A^{\mathrm{M}})^*$, $q, q', q_i \in Q^{\mathrm{M}}$:

- $q \xrightarrow{\mu_1 \dots \mu_n} q' =_{def} \exists q_0 = q, q_1 \dots, q_n = q', \forall i \in [1, n], q_{i-1} \xrightarrow{\mu_i} q_i,$
- $q \xrightarrow{\mu_1 \cdots \mu_n} =_{def} \exists q', q \xrightarrow{\mu_1 \cdots \mu_n} q' \text{ and } q \xrightarrow{\mu_1 \cdots \mu_n} q' =_{def} \neg (q \xrightarrow{\mu_1 \cdots \mu_n}),$
- $q \stackrel{\epsilon}{\Rightarrow} q' =_{def} q = q' \text{ or } q \xrightarrow{\tau \dots \tau} q' \text{ and } q \stackrel{\alpha}{\Rightarrow} q' =_{def} \exists q_1, q_2, q \stackrel{\epsilon}{\Rightarrow} q_1 \stackrel{\alpha}{\rightarrow} q_2 \stackrel{\epsilon}{\Rightarrow} q',$
- $q \stackrel{\alpha_1 \cdots \alpha_n}{\Longrightarrow} q' =_{def} \exists q_0 = q, q_1 \dots, q_n = q', \forall i \in [1, n], q_{i-1} \stackrel{\alpha_i}{\Longrightarrow} q_i,$
- $enable(q) =_{def} \{ \alpha \in A^{\mathbb{M}} \mid \exists q' \text{ and } q \stackrel{\alpha}{\Rightarrow}_{\mathbb{M}} q' \}$ is the set of observable actions possible in q, $In(q) =_{def} \{ a \in A_I^{\mathbb{M}} \mid \exists p \in P_I^{\mathbb{M}}, p?a \in enable(q) \}$ is the set of possible inputs in q, and $Out(q) =_{def} \{ a \in A_O^{\mathbb{M}} \mid \exists p \in P_O^{\mathbb{M}}, p!a \in enable(q) \}$ is the set of possible outputs in q, q after $\sigma =_{def} \{ q \in Q^{\mathbb{M}} \mid q \stackrel{\sigma}{\Rightarrow}_{\mathbb{M}} q \}$ is the set of reachable states from q by the sequence of
- q after $\sigma =_{def} \{q \in Q^{\mathbb{M}} \mid q \Rightarrow_{\mathbb{M}} q\}$ is the set of reachable states from q by the sequence of observable actions σ ,
- $Traces(q) =_{def} \{ \sigma \in (A^{\mathrm{M}})^* \mid q \text{ after } \sigma \neq \emptyset \},$
- if $\alpha \in A^{\mathbb{M}}$ is an observable action, we note $\overline{\alpha}$ its mirror action defined by: if $\alpha = p!a$ then $\overline{\alpha} = p?a$ else $\overline{\alpha} = p!a$. This notation is extended to sequences of actions.

Definition 2.2 An IOLTS M is said

- deterministic if $\forall \sigma \in (A^{\scriptscriptstyle M})^*$, |M| after $\sigma| \leq 1$ where |X| is the cardinality of the set X.
- controllable if in each state of M, either only one output is enabled or all inputs are enabled: $\forall \sigma \in (A^M)^*, In(M \text{ after } \sigma) = A_I^M \text{ or } (In(M \text{ after } \sigma) = \emptyset \land |Out(M \text{ after } \sigma)| \leq 1).$
- input-complete if any input is possible after each trace: $\forall \sigma \in (A^{M})^{*}$, $In(M \text{ after } \sigma) = A_{I}^{M}$.

As usual [5, 6], a **specification** of a system S will be modeled by an IOLTS $S = (Q^{S}, P_{I}^{S}, P_{O}^{S}, A_{I}^{S}, A_{O}^{S}, T^{S}, q_{\text{init}}^{S})$ and an **implementation** by a deterministic input-complete IOLTS $I = (Q^{I}, P_{I}^{I}, P_{O}^{I}, A_{I}^{I}, A_{O}^{I}, T^{I}, q_{\text{init}}^{I})$, with $P_{I}^{I} = P_{I}^{S}, P_{O}^{I} = P_{O}^{S}, A_{I}^{S} \subseteq A_{I}^{I}$, and $A_{O}^{S} \subseteq A_{O}^{I}$.

A **test case** is a set of sequences of actions describing all the interactions occurring between an IUT and a tester which wants to verify that an IUT conforms with its specification. A test case is modeled by a deterministic IOLTS $T = (Q^{\mathsf{T}}, P_I^{\mathsf{T}}, P_O^{\mathsf{T}}, A_I^{\mathsf{T}}, A_O^{\mathsf{T}}, T^{\mathsf{T}}, q_{\mathrm{init}}^{\mathsf{T}})$ such that: $A_I^{\mathsf{T}} = A_O^{\mathsf{T}}$ (every possible output of the IUT must be considered as an input of the test case), $A_O^{\mathsf{T}} = A_I^{\mathsf{S}}$ (a test case should only send outputs that are waited by the specification), $\{pass, fail\} \in Q^{\mathsf{T}}$ with $enable(pass) = enable(fail) = \emptyset$, and fail is directly accessible only by inputs: $\forall q \in Q^{\mathsf{T}}, \forall \alpha \in A^{\mathsf{T}}, q \Rightarrow_T fail \Longrightarrow \exists p \in P_I^{\mathsf{T}}, a \in A_I^{\mathsf{T}}, \alpha = p?a$. In general, it is assumed that a test case is controllable.

Remark: In practice $A_I^{\rm T}=A_O^{\rm I}$ is unknown. Thus, only inputs not leading to *fail* can be denoted, the other inputs are implicitly leading to fail or are denoted by "? otherwise Fail", like in TTCN (see [9]-part 3). \diamond

2.2 Conformance

Formalizing conformance testing [2] necessitates to formally define the conformance relation (also called implementation relation). We will consider the **conformance relation** which states that outputs produced by an IUT after a trace of the specification are foreseen by the specification [5, 6].

Definition 2.3 (Conformance relation) Let S be the IOLTS describing the specification and I an input-complete IOLTS describing an implementation: I ioconf $S \iff \forall \sigma \in Traces(S), Out(I after <math>\sigma) \subseteq Out(S \ after \ \sigma)$.

Definition 2.4 (Synchronous Testing) The synchronous application of a test case to an IUT is defined as a parallel composition $||_s$ of the test case T and the IUT I: $\frac{T \stackrel{\alpha}{\hookrightarrow} I'}{T ||_s I \stackrel{\alpha}{\hookrightarrow} I'|_s I'}$.

Definition 2.5 (Test failure and unbiased test case) $T \text{ fails } I =_{def} \exists I', \exists \sigma, T ||_s I \stackrel{\sigma}{\Rightarrow} \text{ fail}||_s I'. A \text{ test case } T \text{ is unbiased with respect to } S \text{ if and only if } \forall I, T \text{ fails } I \Rightarrow not(I \text{ ioconf } S).$

The definition of *ioconf* authorizes IUTs to diverge from the specification starting from unspecified inputs: the specification implicitly authorizes any behavior in the IUT after an unspecified input. We need to make these behaviors explicit by considering input-complete specification. Moreover for input complete specifications, *ioconf* has a very simple characterization as stated by the following proposition:

Proposition 2.1 Let S be an input-complete IOLTS S and I an implementation, then: $I \ ioconf S \iff Traces(I) \subseteq Traces(S)$

Proof: Suppose I ioconf S and let $w \in Traces(I)$. Suppose $w \notin Traces(S)$, then w can be split in two sequences $w = w_1.w_2$ where w_1 is the maximal prefix of $w \in Traces(S)$. Let α be the first action in w_2 . If α is an input, as S is input complete, $w_1.\alpha \in Traces(S)$. If α is an output, as $w_1 \in Traces(S)$ and I ioconf S, $\alpha \in Out(S$ after $w_1)$, and $w_1.\alpha \in Traces(S)$ which contradicts the hypothesis. Thus, $Traces(I) \subseteq Traces(S)$. Thus in both cases w_1 is not maximal and proves that $w \in Traces(S)$.

The converse i.e. $Traces(I) \subseteq Traces(S) \Rightarrow I \ ioconf S$ is evident even for a non input-complete specification S.

We can then define a transformation which completes the specification (see definition 2.6 and figure 2). For any non input complete specification, we can build an equivalent input complete specification. We will see that this does not change the set of conformant IUTs. This has some important consequences as input complete specifications have nice properties, in particular for asynchronous testing as will be seen in section 3.

Definition 2.6 (Completion) Let S be an IOLTS. We define Comp(S) as an IOLTS such that: $Traces(Comp(S)) = Traces(S) \cup (\bigcup_{w \in Traces(S), a \in A_I \setminus In(S \ after w)} w.a.(A_I \cup A_O)^*)$




Figure 2: Example illustrating the completion (Dotted lines represent transitions added by the transformation)

Remark: It should be noted that this notion of input completeness is different from what is implicit in SDL [10]. In SDL, there is no unspecified reception: This means that in any control state where an input is not specified, if this input occurs (is the first in the FIFO channel) it is consumed. But as transitions are atomic, this happens only in any control (stable) states. Thus in terms of transition systems, only some states are input complete. Notice also that the notion of completeness of Mealy machines [11] corresponds more to this implicit completeness of SDL than to our notion of input-completeness. \diamond

Proposition 2.2 Let S be an IOLTS and Comp(S) its input completion. For all input complete $IOLTS\ I$, $I\ ioconf\ S \iff I\ ioconf\ Comp(S)$.

Suppose $\neg (I \ ioconf \ S)$. By definition of ioconf, this means $\exists \sigma \in Traces(S), \exists z \in S$ $Out(I \ after \ \sigma)$, and $z \notin Out(S \ after \ \sigma)$. By definition of Comp, we have $Traces(S) \subset$ Traces(Comp(S)), so $\sigma \in Traces(Comp(S))$. But $\sigma.z \notin Traces(Comp(S))$ as $z \in A_O$ and the input completion only adds $a \in A_I \setminus In(S \text{ after } \sigma)$. This implies $\neg (I \text{ ioconf } Comp(S))$. Suppose now $\neg (I \ ioconf \ Comp(S))$, this means $\exists \sigma \in Traces(Comp(S)), \exists z \in Out(I \ after \ \sigma)$, and $z \notin Out(Comp(S) \text{ after } \sigma)$. If $\sigma \in Traces(S)$ then $z \notin Out(Comp(S) \text{ after } \sigma)$ induces $z \notin Out(Comp(S) \text{ after } \sigma)$ $Out(S \ after \ \sigma) \ as \ Traces(S) \subseteq Traces(Comp(S))$. Otherwise $\sigma \in Traces(Comp(S)) \setminus Traces(S)$ is of the form $\sigma_1.a.\sigma_2$ with $\sigma_1 \in Traces(S)$ and $a \in A_I$. In this case, $\sigma_1.a.\sigma_2.z \in Traces(Comp(S))$, i.e. $z \in Out(Comp(S) \ after \ \sigma)$ which contradicts the hypothesis.

Propositions 2.1 and 2.2 lead to the following proposition 2.3 which gives a very simple characterization of *ioconf*.

Proposition 2.3 $I ioconf S \iff Traces(I) \subseteq Traces(Comp(S))$

3 Remote asynchronous testing

In practice, the testing activity is generally done through an environment intercalated between the tester and the IUT. For example, in the context of remote testing architecture, the tester reaches the IUT through a network. In this case, the interaction between the tester and the IUT is asynchronous and PCOs can be seen as composed of two FIFO queues.

We first define the asynchronous transformation \mathcal{A} on IOLTS which describes the impact of FIFO queues on observable behaviors. We recall how this affects the conformance: the set of conformant IUTs in synchronous or asynchronous architectures are not comparable in general. However, we show that synchronous conformance is included in asynchronous conformance for input-complete specifications.

3.1Asynchronous testing

As already described in [4], we define the asynchronous transformation \mathcal{A} as follows:

 $\begin{array}{l} \textbf{Definition 3.1} \ \ Let \ M = (Q^{\scriptscriptstyle M}, P_I^{\scriptscriptstyle M}, P_O^{\scriptscriptstyle M}, A_I^{\scriptscriptstyle M}, A_O^{\scriptscriptstyle M}, T^{\scriptscriptstyle M}, q_{init}^{\scriptscriptstyle M}) \ be \ an \ IOLTS. \\ \mathcal{A}(M) = (Q^{\scriptscriptstyle A(M)}, P_I^{\scriptscriptstyle A(M)}, P_O^{\scriptscriptstyle A(M)}, A_I^{\scriptscriptstyle A(M)}, A_O^{\scriptscriptstyle A(M)}, T^{\scriptscriptstyle A(M)}, q_{init}^{\scriptscriptstyle A(M)}) \ with: \\ \bullet \ Q^{\scriptscriptstyle A(M)} = Q^{\scriptscriptstyle M} \times \prod_{p \in P_I^{\scriptscriptstyle M}} A_I^{\scriptscriptstyle M*} \times \prod_{p \in P_O^{\scriptscriptstyle M}} A_O^{\scriptscriptstyle M*} \ and \ q_{init}^{\scriptscriptstyle A(M)} = < M, (\epsilon \cdots \epsilon), (\epsilon \cdots \epsilon) > \\ \bullet \ P_I^{\scriptscriptstyle A(M)} = P_I^{\scriptscriptstyle M} \ and \ P_O^{\scriptscriptstyle A(M)} = P_O^{\scriptscriptstyle A}, \ A_I^{\scriptscriptstyle A(M)} = A_I^{\scriptscriptstyle M} \ and \ A_O^{\scriptscriptstyle A(M)} = A_O^{\scriptscriptstyle M}, \\ \bullet \ T^{\scriptscriptstyle A(M)} \ is \ described \ by \ the \ following \ operational \ rules \ defined \ for \ all \ q,q' \in Q^{\scriptscriptstyle M}, a \in A_I^{\scriptscriptstyle M}, b \in A_I^{\scriptscriptstyle M}, b \in A_I^{\scriptscriptstyle M} = A_I^{\scriptscriptstyle M} \ and \ A_I^{\scriptscriptstyle A(M)} = A_I^{\scriptscriptstyle M} \ and \ A_I^{\scriptscriptstyle A(M)} = A_I^{\scriptscriptstyle M}, b \in A_I^{\scriptscriptstyle M}, b \in$

- $A_{O}^{M}, p_{Ik} \in P_{I}^{M}, p_{Ol} \in P_{O}^{M}$:

$$\mathbf{R1} < q, (p_{I_1} \cdots p_{I_k} = w \cdots), (p_{O_1} \cdots) > \xrightarrow{p_{I_k}?a}_{A(M)} < q, (p_{I_1} \cdots p_{I_k}' = w.a \cdots), (p_{O_1} \cdots) > (inputs \ of \ \mathcal{A}(M) \ from \ Env)$$

R2
$$< q, (p_{I1} \cdots), (p_{O1} \cdots p_{Ol} = b.w \cdots) > \sum_{A(M)}^{POl} (p_{I1} \cdots), (p_{O1} \cdots p_{Ol} = w \cdots) > (outputs of A(M) to Env)$$

R3
$$\frac{q \xrightarrow{\tau}_{M} q'}{\langle q, (p_{I1} \cdots), (p_{O1} \cdots) \rangle \xrightarrow{\tau}_{A(M)} \langle q', (p_{I1} \cdots), (p_{O1} \cdots) \rangle} (internal \, actions)$$

$$\mathbf{R4} \ \frac{q \overset{p_{I_k}?a}{\longrightarrow}_{M} q'}{< q, (p_{I_1} \cdots p_{I_k} = a.w \cdots), (p_{O_1} \cdots) > \overset{\tau}{\longrightarrow}_{A(M)} < q', (p_{I_1} \cdots p_{I_k} = w \cdots), (p_{O_1} \cdots) >} (inputs \ of \ M \ from \ queues)$$

R5
$$\frac{q \overset{p_{O_{l}}!b}{\rightarrow}_{M} q'}{< q, (p_{I_{1}} \cdots), (p_{O_{1}} \cdots p_{O_{l}} = w \cdots) > \overset{\tau}{\rightarrow}_{A(M)} < q', (p_{I_{1}} \cdots), (p_{O_{1}} \cdots p_{O_{l}} = w.b \cdots) >} (outputs \ of \ M \ to \ queues)$$

Remark: $\forall IOLTS \ M, Traces(M) \subseteq Traces(\mathcal{A}(M)). \diamond$

As advocated in [2, 3] for testing in context, the conformance of an implementation with respect to a specification in a context is defined as the conformance of the implementation in its context with respect to the specification in the same context. For the asynchronous context this gives:

Definition 3.2 (Conformance in an asynchronous environment) Let I and S be two IOLTS with I input complete. I ioconf_A $S =_{def} A(I)$ ioconf_A(S).

The notion of test failure and unbias in an asynchronous environment are straightforward.

3.2 Problems in asynchronous testing

Let us consider the specification S described on the left part of figure 3. For sake of clarity, we will suppose that all the indicated observable actions occur on the same PCO. Notice also that S is not input-complete. The right part of figure 3 contains different implementations which show that testing synchronously or asynchronously is not comparable. More precisely, they show two main problems when testing in an asynchronous environment:

Permissiveness: The IUT I2 shows that asynchronous testing is more permissive than synchronous testing: $\neg(I2 \ ioconf \ S)$ but $(I2 \ ioconf_A \ S)$. We have $\neg(I2 \ ioconf \ S)$ because $Out(I2 \ after \ ?a) = \{y\} \not\subseteq Out(S \ after \ ?a) = \{x\}$. In asynchronous environment, events can be observed in an order different from the order of occurrence on the IUT. By the asynchronous transformation \mathcal{A} , the trace !y.?a of S can be observed as ?a.!y. Thus, we have $(I2 \ ioconf_A \ S)$ as $Out(\mathcal{A}(I2) \ after \ ?a) = \{y\} \subseteq Out(\mathcal{A}(S) \ after \ ?a) = \{x,y\}$.

Non preservation of conformance: This problem is brought to light by the IUT I3: $I3 \ ioconf S$ but $\neg(I3 \ ioconf_A \ S)$). In fact, $I3 \ ioconf S$ even though ?a.?b.!z is not a trace of S. This is because ioconfauthorizes divergence from the specification starting from an input. In the asynchronous transformation of S, ?a.?b is a trace of A(S), and we have $Out(A(S) \ after ?a.?b) = \{x, y\}$ but $Out(A(I3) \ after ?a.?b) = \{x, y, z\}$. Thus $\neg(I3 \ ioconf_A \ S)$.

The problem of permissiveness is inherent to the transformation by a context. But the non preservation of conformance is due to the fact that S is not complete. This can be avoided for particular contexts and for input-complete specifications as stated by lemma 3.1.

Remark: Notice that these problems are more complex in the context of several PCOs as inputs and outputs orders are not preserved. Similar remarks concerning the non preservation of the conformance in asynchronous environment have been done in [4]. But these were made regarding the synchronous conformance relation conf (which does not distinguish inputs and outputs) and an asynchronous conformance relation similar to $ioconf_A$. \diamond




Figure 3: Difference between synchronous and asynchronous testing

Definition 3.3 A transformation on an IOLTS is **monotonic** if it preserves trace inclusion: $Traces(M) \subseteq Traces(M') \Rightarrow Traces(\mathcal{T}(M)) \subseteq Traces(\mathcal{T}(M'))$.

Lemma 3.1 Let S and I be input complete IOLTS. If \mathcal{T} is a monotonic transformation, I ioconf $S \Rightarrow \mathcal{T}(I)$ ioconf $\mathcal{T}(S)$.

Proof: Suppose I ioconf S and S and I are input complete. By proposition 2.1 we have $Traces(I) \subseteq Traces(S)$. By monotonicity of \mathcal{T} , this implies $Traces(\mathcal{T}(I)) \subseteq Traces(\mathcal{T}(S))$ which implies $\mathcal{T}(I)$ ioconf $\mathcal{T}(S)$.

The asynchronous transformation \mathcal{A} is monotonic because it is applied on sequences independently of others. Application of lemma 3.1 gives the following corollary:

Corollary 3.1 Let S and I be input complete IOLTS. We have: I ioconf $S \Rightarrow I$ ioconf_A S.

The consequence of this corollary is that the only difference between ioconf and $ioconf_A$ is permissiveness. We will see in the next section that this problem can also be avoided if the order of occurrence of events on the IUT is captured by an appropriate stamp mechanism.

4 Stamped asynchronous testing

The idea is to instrument the IUT so that each output from the IUT to the tester (via the environment) can bring to the tester an additional information on the real order in which the IUT has produced the events. Linking time stamp techniques used in observing distributed systems to the problem of generating tests has been already advocated in different contexts like in [8, 14].

This instrumentation can be defined by the synchronous parallel composition of the IUT with a stamp process ST (as illustrated in figure 4). The role of the stamp process ST is to code the history of events which occurred on the IUT and to transmit it to the environment by piggybacking each output.

We will consider the particular case of one PCO in which history is coded by an integer counter.




Figure 4: Implementation of the counting mechanism st

This stamping process ST implements a function st defined on traces as follows:

Definition 4.1
$$st: (A_I \cup A_O)^* \to (A_I \cup (A_O \times \mathbb{N}))^*, \forall \sigma \in (A_I \cup A_O)^*, a \in A_I, and z \in A_O: st(\epsilon) = \epsilon, st(\sigma.!z) = st(\sigma).(!z, length(\sigma)), and st(\sigma.?a) = st(\sigma).?a.$$

By extension, one can regard the transformation st as being carried out on the IOLTS by the on-the-fly traversal of the graph. Let us consider the example of an interaction between an IUT and its environment illustrated on figure 5. From the point of view of events produced on the IUT, one has: st(?x.!s.?y.?t.?u.!z) = ?x.(!s, 1).?y.?t.?u.(!z, 5).




Figure 5: Illustration of the computation of st and \overline{st}

This counting information is intended to be used by the tester. This is why one considers an opposite transformation denoted \overline{st} (and illustrated in figure 5), which defines how the environment can order events of a system M. From a sequence of events ω in the environment Env, \overline{st} computes two sequences of events using the counting information associated to outputs of the system M:

- the first component (denoted $\overline{st}(\omega)[1]$) of \overline{st} is the sequence of events of the system M which precede the last output z of M received by the environment including this output.
- the second component (denoted $\overline{st}(\omega)[2]$) is the sequence of inputs of M (corresponding to outputs of the environment) which were not received before the sending by M of z. As we assume a FIFO channel between Env and M, this sequence will be received in this order but M may have some intercalated outputs of M.

Notice that \overline{st} can be computed on-the-fly by Env. When Env makes an output, the corresponding input is added to the tail of the second component σ_2 . When Env makes an input z with the counting information, the first and second components are updated accordingly.

Definition 4.2 $\overline{st}: (A_I \cup (A_O \times \mathbb{N}))^* \to (A_I \cup A_O)^* \times A_I^*, \overline{st}(\epsilon) = (\epsilon, \epsilon), \text{ and } \forall \omega \in (A_I \cup (A_O \times \mathbb{N}))^*, \overline{st}(\omega) = (\overline{st}(\omega)[1], \overline{st}(\omega)[2]), \text{ then } \overline{st}(\omega.?a) = (\overline{st}(\omega)[1], \overline{st}(\omega)[2].?a), \text{ and } \overline{st}(\omega.(!z, i)) = (\overline{st}(\omega)[1].\sigma_2'.!z, \sigma_2'') \text{ where } \sigma_2' \text{ and } \sigma_2'' \text{ are sequences such that } \overline{st}(\omega)[2] = \sigma_2'.\sigma_2'' \text{ with length}(\sigma_2') = i - length(\overline{st}(\omega)[1])$

For example, let us consider the sequence of events occurring on the tester in figure 5 (denoted by their corresponding names on the IUT). Then we have : $\overline{st}(?x.?y.(!s,1).?t.?u.?v.?w) = (?x.!s, ?y.?t.?u.?v.?w)$, and $\overline{st}(?x.?y.(!s,1).?t.?u.?v.?w.(!z,5)) = (?x.!s.?y.?t.?u.!z, ?v.?w)$. In this last case, this means that upon reception of z, the tester knows that ?x.!s.?y.?t.?u.!z has occurred in this order on the IUT, but it does not know yet what will be the order in the future including the receptions of v and w. The counting information gives the index for inserting the output in the sequence.

The following proposition means that the asynchronous transformation $st \circ A$ is invertible: given a trace σ , the application of \overline{st} on a trace of $A(st(\sigma))$ can reconstruct σ .

Proposition 4.1 $\forall M \in IOLTS, \forall \sigma \in Traces(M), \forall \omega \in Traces(\mathcal{A}(st(\sigma))), we have: \overline{st}(\omega) = (\sigma_1, \sigma_2) \text{ with } \sigma = \sigma_1.\sigma_2.$

Proof: st associates with each output the index of this output in the sequence. This information can be used by \overline{st} to recover the order since the transformation A (in the case of only one FIFO queue in each direction) preserves the order on inputs.

Remark: The outputs do not need to be FIFO ordered. \diamond

We can now prove the main theorem which says that for sequential and input complete IOLTS communicating asynchronously with their environment using one FIFO in each direction, remote (asynchronous) testing using stamps has the same testing power as local synchronous testing.

Theorem 4.1 Let S and I be two sequential and input complete IOLTS communicating asynchronously with their environment using one FIFO in each direction. We have:

$$I \ \mathit{ioconf} \, S \Longleftrightarrow \mathit{st}(I) \ \mathit{ioconf}_{\!A} \ \mathit{st}(S)$$

Proof: We first prove that $I ioconfS \Rightarrow \mathcal{A}(st(I)) ioconf\mathcal{A}(st(S))$. $st \circ \mathcal{A}$ is a monotonic transformation since \mathcal{A} and st are monotonic (st is defined on traces). Lemma 3.1 thus applies.

Now, we have to prove the converse, that is if $\neg(I ioconfS)$ then $\neg(\mathcal{A}(st(I)) ioconf\mathcal{A}(st(S)))$. By definition of ioconf, $\neg(I ioconfS)$ implies $\exists \sigma \in Traces(S), \exists z \in Out(Iafter\sigma)$ such that $z \not\in Out(Safter\sigma)$. Let $\omega = st(\sigma)$. For any $IOLTSM, \sigma \in Traces(M) \Rightarrow st(\sigma) \in Traces(st(M))$ and $Traces(M) \subseteq Traces(\mathcal{A}(M))$. Thus, we have: $\omega \in Traces(\mathcal{A}(st(S)))$ and $\omega.(z, length(\sigma)) \in Traces(\mathcal{A}(st(I)))$. We want to prove that $\omega.(z, length(\sigma)) \not\in Traces(\mathcal{A}(st(S)))$. Since $z \not\in Out(Safter\sigma)$, we must show that the output $(z, length(\sigma))$ after ω cannot be created by the $st \circ \mathcal{A}$ transformation. First, note that the traces of $\mathcal{A}(\sigma)$ are produced from σ by the following

semi-commutation $!x.?y\rightarrow ?y.!x$ which can delay the outputs. Let us suppose that z belongs to a trace σ' of S. We show that σ' is identical to σ . $\forall \sigma' \in Traces(S), \exists \omega \in \mathcal{A}(st(\sigma'))$ and $\omega = st(\sigma) \Rightarrow \sigma = \sigma'$. This is based on the properties of \mathcal{A} : a) $length(\sigma) = length(\sigma')$, b) σ and σ' are on the same alphabet, c) the outputs are numbered by the same stamps, d) the inputs are not changed by the transformation. Thus, $\exists \omega \in Traces(\mathcal{A}(st(S))), \omega.(z, length(\sigma)) \not\in Traces(\mathcal{A}(st(S)))$ which implies $\exists \omega \in Traces(\mathcal{A}(st(S))), (z, length(\sigma)) \in Out(\mathcal{A}(st(I) \ after \omega), and <math>(z, length(\sigma)) \not\in Out(\mathcal{A}(st(S) \ after \omega).$

Test generation We have proved in proposition 2.2 that for any specification S we can build an input complete one Comp(S) with the same set of conformant implementations. Theorem 4.1 now says that if we assume a communication with the environment with one FIFO in each direction, an IUT I is conformant to Comp(S) if and only if $\mathcal{A}(st(I))$ is conformant with $\mathcal{A}(st(Comp(S)))$.

There exists test generation algorithms implemented in tools [12, 15], which applied to S will produce test suites which are unbiased with respect to S and ioconf (only non conformant implementations are rejected by test cases) and (theoretically) exhaustive (assuming bounded fairness of implementations, all non conformant implementations may be rejected by a test case). Using these algorithms on $\mathcal{A}(st(Comp(S)))$ will thus produce a test suite which is unbiased and exhaustive with respect to $\mathcal{A}(st(Comp(S)))$ and ioconf. Moreover, this test suite has exactly the same testing power as the synchronous test suite.

5 Remote asynchronous testing with synchronous test cases

A drawback of tests generation from $\mathcal{A}(st(Comp(S)))$ is the state space explosion due to the asynchronous transformation and the unfolding caused by st. A second drawback is the relevance of test cases. When testing the conformance of I with respect to S in a remote testing architecture, we are mainly interested in traces of S but not in all traces of $\mathcal{A}(st(Comp(S)))$, even if we have to consider these traces as possible ones. In particular in the example of figure 3, ?a.?b.(!x,1) and ?a.(!x,1).?b are both sequences of $\mathcal{A}(st(Comp(S)))$. So one could generate a test with the sequence !a.!b.(?x,1). But this test would be artificial because as S sends x after the input a, it is preferable to wait for x before sending b. One way to achieve this, is to use test purposes which accept traces in Traces(S) in order to select test cases from $\mathcal{A}(st(Comp(S)))$. A completely different way is explained below.

First, local synchronous test cases are generated from Comp(S). Then, Test cases are then decorated with counters using the transformation st. They can then be played in a remote asynchronous testing architecture with a kind of decoding mechanism which rebuilds sequences of I from sequences of A(st(I)) using the transformation \overline{st} defined in section 4. The idea is that from a sequence of events of A(st(I)), \overline{st} can reconstruct, with a certain latency due to the asynchronous communication, the sequence of events which occurred on I. Thus this sequence can be checked on test cases produced from S to check the conformance of I with respect to S and ioconf as in a local synchronous testing architecture (an illustration is given in figure 6).

The mechanism necessitates some attention. In fact the difference between synchronous local testing and asynchronous testing is that the control of the tester on the IUT is weakened. Inputs of the IUT cannot be completely controlled by the tester. This can be illustrated on the example of figure 3. According to the specification, the tester may choose an output (say a). $\overline{st}(?a) = (\epsilon, ?a)$. But between the output !a by the tester and its corresponding input ?a by the IUT, the IUT may decide to perform the output !y associated with the counter 0. When receiving (y,0), $\overline{st}(?a.(!y,0)) = (!y,?a)$. Thus the tester knows that the IUT has performed !y first and will later receive a. The IUT has thus chosen a different behavior from the one chosen by the tester. Nevertheless, the tester must evolve according to the behavior of the IUT but also to its own past behavior. In particular, a has been sent and this cannot be cancelled. Thus the tester will have to wait for a new input from the IUT or choose a new output according to the sequence !y.?a. All this information is contained in $\overline{st}(?a.(!y,0))$.

The tester thus computes $\overline{st}(\omega)$ on-the-fly. Only $\overline{st}(\omega)[1]$ should be used for verdicts because it is a sequence of I. The information on the sequence of inputs of the IUT of $\overline{st}(\omega)[2]$ is not complete as outputs can be intercalated in the sequence. The tester may sometimes choose to wait for an output of the IUT to complete its information. But this is not always possible because the IUT may also wait for an input. So outputs of the tester must be chosen and this is done according to $\overline{st}(\omega)[1].\overline{st}(\omega)[2]$.

A fundamental difference with synchronous local testing is that test cases are controllable in synchronous local testing: a test case never has the choice between two outputs and an input and an output. This comes from the fact that the tester controls the inputs of the IUT. This is not the case in an asynchronous environment and in any state all possible outputs of the IUT must be taken into account. The controllability property thus has to be relaxed.

Definition 5.1 An IOLTS is **semi-controllable** if in any state at most one output is possible and all possible inputs are considered: $\forall \sigma \in (A^{\scriptscriptstyle M})^*, In(M \ after \sigma) = A_I^{\scriptscriptstyle M} \wedge |Out(M \ after \sigma)| \leq 1$.

Specifications have to be input complete or completed by Comp because if $\overline{st}(\omega)[1] = \sigma.!z \in Traces(I)$, either $z \notin Traces(S \ after \ \sigma)$ and in this case !z should produce a fail verdict, or $z \in Traces(S \ after \ \sigma)$ and $\overline{st}(\omega)[1].\overline{st}(\omega)[2]$ must be in Traces(S). As $\overline{st}(\omega)[2]$ is composed of inputs, input completeness always ensures this.

Notice that the first component of \overline{st} is monotonic for the prefix ordering i.e. $\omega \leq \omega'$ for the prefix ordering implies $\overline{st}(\omega)[1] \leq \overline{st}(\omega')[1]$.

The algorithm which has to be performed on the tester is described below. It uses two sequences σ_1 and σ_2 which respectively contain the two components of the sequence of events ω performed by the tester: $\sigma_1 = \overline{st}(\omega)[1]$ and $\sigma_2 = \overline{st}(\omega)[2]$. The variable ω is only used to describe the invariant.

```
■ Input: TC: test case. Output: verdict
Invariant \sigma_1 = \overline{st}(\omega)[1] and \sigma_2 = \overline{st}(\omega)[2]
Initialization: \omega := \epsilon; \sigma_1 := \epsilon; \sigma_2 := \epsilon; verdict:= nil
(* \overline{st}(\epsilon) = (\epsilon, \epsilon) *)
while verdict = nil do
          non-deterministic choice
                   if Out(TC \ after \ \sigma_1.\sigma_2) \neq \emptyset
                              send(a) where \{a\} = Out(TC \ after \ \sigma_1.\sigma_2)
                           (* a is unique as test cases are semi-controllable *)
                             \omega := \omega.\overline{?a}; \ \sigma_2 := \sigma_2.?a; \ (* i.e. \ \overline{st}(\omega.?a) = (\overline{st}(\omega)[1], \overline{st}(\omega)[2].?a^*)
                   if input queue is not empty
                             receive((z,i))
                             \omega = \omega . (!z, i)
                             let \sigma'_2, \sigma''_2 s.t. length(\sigma_1.\sigma'_2) = i and \sigma_2 = \sigma'_2.\sigma''_2
                             \sigma_1 := \sigma_1.\sigma_2'.!z; \ \sigma_2 := \sigma_2''; \ (\tilde{*} \ \overline{st}(\omega.(!z,i)) = (\tilde{\overline{st}}(\tilde{\omega})[1].\sigma_2'.!z, \sigma_2'') \ *)
                   verdict := verdict (TC \ after \sigma_1)
end
                                                                                                  pco
                                                                                                            Tester
                                             ST
                                                                                                                   Synch.
                                                CT := 0
              Ш
    IUT
                       IUT?x/
                                                              Env?a/
                                                                                                                     Test
                    Env!(!x,CT);
                                                           CT := CT + +:
                                                             IUT!(?a)
                    CT := CT + +
```

Figure 6: Architecture for "remote local" testing

6 Towards generalization to multiple PCOs

We have described how remote asynchronous testing with counters could have the same testing power as local synchronous testing in the case were the communication between the IUT and the environment is done through one PCO. This can be generalized but needs more sophisticated mechanisms. The general idea is that in order to reach the same testing power as in the synchronous case, the tester needs to reorder events of the IUT. We suppose that the IUT can transmit information to the tester only with its outputs by piggybacking. In theory, the tester needs to know the sequence of events of the IUT which precedes the output made by the IUT (see figure 7). Thus a theoretical instrumentation consists in associating to each output of the IUT the sequence of its predecessors in the IUT. Upon reception of an output of the IUT, the tester exactly knows the sequence of events on the IUT up to this output.




Figure 7: Theoretical instrumentation in the general case

Sending the complete sequence of predecessors of an output of the IUT is certainly not realistic because this induces redundant information and the sequence grows. A simplest instrumentation is to segment the information into sub-sequences between two consecutive outputs. But as an output can be overtaken by a following one, the order of this output in the sequence should be associated as in st.

The information captured by the tester in the case of one bidirectional FIFO communication was decoded by the function \overline{st} which separates it into two parts. In the general case \overline{st} should be separated into three components informally described here:

- the complete sequence of interactions since the initial state up to an output for which all preceding outputs have been received. This information can be used to emit verdicts because it is exactly a sequence of the IUT.
- a sequence composed of subsequences of unknown interactions and subsequences of known interactions. Subsequences of known interactions are composed of outputs of the IUT received by the tester and preceded by inputs piggybacked in these outputs. Unknown ones are composed of those which precede the last received output of the IUT (thus their number is known by the counting mechanism) but which are not precisely known because outputs of the IUT which carry them have not been received yet. This partial information may be used for the computation of verdicts by replacing all unknown interactions by a τ action and applying a τ -reduction and determinization. It can also be used in order to refine the knowledge of the tester on the behavior of the IUT in order to choose subsequent outputs. When this second component starts with a known subsequence, it is removed and added in the first component.
- the third part is composed of inputs of the IUT corresponding to outputs of the tester which have not yet been piggybacked in an output of the IUT received by the tester. In particular all inputs in the preceding unknown subsequences are contained in this sequence.

This mechanism of instrumentation and decoding is illustrated in figure 8. Some more work is needed to precisely define it and prove its correctness.




Figure 8: A possible implementation of instrumentation and decoding

Another prospect is timers management. Deadlocks and output quiescence are considered as outputs in the testing theory [5]. This is because it is an observable event of the IUT. This gives a new conformance relation ioco which is identical to ioconf after a transformation of the specification which consists in adding a special output δ in S in any quiescent state. Generated test cases thus contain inputs of δ which correspond to timeouts. In our framework of asynchronous instrumented testing, inputs of test cases which are outputs of the IUT carry counters. This must be generalized to timeouts but suggests that timers should be managed by the instrumentation of the IUT. Moreover starting and cancelling a timer must be done by the instrumentation but initiated by the tester with messages. In [12] we suggested to create one timer for each waited input (δ is only a special case) in the test case. Starting and cancelling operations were incorporated in events. We suggest here to consider them as normal outputs so that counters allow to order their reception by the instrumentation of the IUT with respect to outputs of the IUT.

References

- [1] J. Tretmans. A formal approach to conformance testing. PhD thesis, University of Twente, Enschede, The Netherlands, 1992.
- [2] FMCT ISO/IEC JTC1/SC21 WG7, ITU-T. SG 10/Q.8. Information Retrieval, Transfer ad Management for OSI; Framework: Formal Methods in Conformance Testing. Committee Draft CD 13245-1, ITU-T proposed recommendation Z 500. ISO ITU-T, Geneve, 1996.
- [3] D. Hogrefe and J. Tretmans. Report on the standardization project: Formal methods in conformance testing. In B. Baumgarten, H.-J. Burkhardt, and A. Giessler, editors, *IFIP TC6 9th International Workshop on Testing of Communicating Systems*. Chapman & Hall, p. 289–298, September 1996.
- [4] L. Verhaard, J. Tretmans, P. Kars, and E. Brinksma. On Asynchronous Testing. In G. Von Bochman, R. Dssouli, and A. Das, editors, *Fifth International Workshop on Protocol Test Systems*, North Holland, 1993. IFIP Transactions.
- [5] J. Tretmans. Test generation with inputs, outputs and repetitive quiescence. Software Concepts and Tools. Springer-Verlag, vol. 17, No. 3, p. 103–120, 1996.

- [6] M. Phalippou. Relations d'implantations et Hypothèses de test sur les automates à entrées et sorties. PhD thesis, Université de Bordeaux, 1994.
- [7] E. Brinksma. A theory for the derivation of tests. In S. Aggarwal and K. Sabnani, editors, *Protocol Specification*, *Testing and Verification*, North Holland, 1988. IFIP Transactions.
- [8] C. Jard. How to observe interoperability at the service layer of protocols. In T. Mizuno, T Higashino, and N. Shiratori, editors, *IFIP TC6* 7th International Workshop on Protocol Test Systems. Chapman & Hall, p. 259–270, November 1994.
- [9] OSI Open Systems Interconnection. Information Technology Open Systems Interconnection Conformance Testing Methodology and Framework Part 1: General Concept part 2: Abstract Test Suite Specification part 3: The Tree and Tabular Combined Notation (TTCN). International Standard ISO/IEC 9646-1/2/3, 1996.
- [10] ITU-T Z.100. Specification and Description Language (SDL). Recommendation ITU Z.100, 1996.
- [11] D. Lee and M. Yannakakis. Principles and Methods of Testing Finite State Machines A survey. In Proceedings of the IEEE, vol. 84(8), p. 1090–1123, August 1996.
- [12] J.-C. Fernandez, C. Jard, T. Jéron, and C. Viho. Using on-the-fly verification techniques for the generation of test suites. In A. Alur and T. Henzinger, editors, *Conference on Computer-Aided Verification (CAV '96)*, *New Brunswick*, *New Jersey*, *USA*, LNCS 1102. Springer, July 1996.
- [13] L. Doldi, V. Encontre, J.-C. Fernandez, T. Jéron, S. Le Bricquir, N. Texier, and M. Phalippou. Assessment of automatic generation methods of conformance test suites in an industrial context. In B. Baumgarten, H.-J. Burkhardt, and A. Giessler, editors, IFIP TC6 9th International Workshop on Testing of Communicating Systems. Chapman & Hall, p. 346–361, September 1996.
- [14] M. Kim, S.T. Chanson, S. Kang, and J. Shin. An approach for testing asynchronous communicating systems. In B. Baumgarten, H.-J. Burkhardt, and A. Giessler, editors, IFIP TC6 9th International Workshop on Testing of Communicating Systems. Chapman & Hall, p. 141–155, September 1996.
- [15] R.G. de Vries, and J. Tretmans. On-the-Fly Conformance Testing using SPIN. In Holzmann, G. and Najm, E. and Serhrouchni, A., editors, Fourth Workshop on Automata Theoretic Verification with the SPIN Model Checker. ENST 98 S 002, p. 115-128, November 1998, Paris, France.